A major overhead in software DSM (Distributed Shared Memory) is the cost of remote memory accesses necessitated by the protocol as well as induced by false sharing. This paper introduces a dynamic prefetching method implemented in the JIAJIA software DSM to reduce system overhead caused by remote accesses. The prefetching method records the interleaving string of INV (invalidation) and GETP (getting a remote page) operations for each cached page and analyzes the periodicity of the string when a page is invalidated on a lock or barrier. A prefetching request is issued after the lock or barrier if the periodicity analysis indicates that GETP will be the next operation in the string. Multiple prefetching requests are merged into the same message if they are to the same host. Performance evaluation with eight well-accepted benchmarks in a cluster of sixteen PowerPC workstations shows that the prefetching scheme can significantly reduce the page fault overhead and as a result achieves a performance increase of 15%-20% in three benchmarks and around 8%-10% in another three. The average extra traffic caused by useless prefetches is only 7%-13% in the evaluation.
Introduction
Software Distributed Shared Memory (DSM) provides the illusion of shared memory on the top of distributed memory hardware. Most software DSM systems are page-based, using virtual memory protection to trap accesses to shared memory. These systems suffer from the high communication and coherence-induced overheads caused by the high level of implementation and large granularity of coherence. Many techniques, such as multiplewriter protocol [l] , lazy release consistency [=] , and data migration [ a] , have been proposed to reduce false sharing and remote communication.
A major overhead in software DSM is the cost of remote memory accesses necessitated by the protocol as well as induced by false sharing. A typical remote access process in software DSM occurs as follows. On a page fault, a SIGSEGV signal is triggered and a page request message is sent to the home (in home-based software DSM) or current writers (in homeless software DSM) of the page in the SIGSEGV handier. The faulting processor then sits waiting for the acknowledgement message of the page request. On receiving the page request message, the target processor sends the page acknowledgement message containing the required page or diffs to the faulting processor. The page faulting processor continues on receiving the page acknowledgement message.
This paper introduces a dynamic prefetching method to reduce system overhead in the above mentioned remote access process. The prefetching method is implemented in the home-based software DSM JIAJIA [4] . It records the history of INV (invalidation) and GETP (getting a remote page) operations for each cached page and maintains a sequential string This work is supported by the National Natural Science Foundation of China (No.60073018).
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The JIAJIA Software DSM System
In JIAJIA, each shared page has a home node and homes of shared pages are distributed across all nodes. References to home pages hit locally, references to non-home pages cause these pages to be fetched from their homes and cached locally. A cached page may be in one of three states: Invalid (INV), Read-Only (RO), and Read-Write (RW). When the number of locally cached pages is larger than the maximum number allowed, some aged cache pages must be replaced to its home to make room for the new page. This allows JIAJIA to support shared memory that is larger than physical memory of one machine.
JIAJIA implements the scope memory consistency model [8] . Multiple writer technique is employed to reduce false sharing. In JIAJIA, the coherence of cached pages is maintained through write-notices kept on the lock.
On a release, the releaser performs a comparison of cached pages written in this interval with their twins to produce diffs. These diffs are then sent to their homes. After all diffs have been applied to home pages, a message is sent to the associated lock manager to release the lock. Write-notices of the interval are piggybacked on the release message to notify the modified pages in the interval. On an acquire, the acquiring processor sends a lock acquiring request to the lock manager. The requesting processor is then stalled until it is granted the lock. When granting the lock, the lock manager piggybacks write-notices associate with this lock on the grant message. After the acquiring processor receives this grant message, it invalidates all cached pages that are notified as obsolete by the associated write-notices. A barrier can be viewed as a combination of an unlock and a lock. All write-notices of all locks are cleared on a barrier.
On a read miss, the fault page is fetched from the home in RO state in the local memory. On a write miss, if the written page is not presented or is in INV state in the cache, it is fetched from the home in RW state. If the written page is in RO state in the cache, the state is turned into R~V. A write-notice is recorded about this page and a twin of this page is created. On replacement of a cached page, the replaced page is written back to its home if it'is in R~vV state in the cache.
The above description of the lock-based cache coherence protocol does not include any optimization. We made the following optimizations to the above basic protocol.
(1) Single-Writer Detection [9] In the basic protocol, a cached page is invalidated on an acquiring of a lock if there is a write-notice in the acquired lock indicating that this page has been modified. However, if the modification is made by the acquiring processor itself, then the invalidation is unnecessary because the modification has already been visible to the acquiring processor. Besides, if a page is modified only by its home node, and there is no cached copy of the page, then it is unnecessary to send the associated write-notice to the lock manager on a release or barrier.
(2) Incarnation Number Technique [9] The purpose of the incarnation number technique is to eliminate unnecessary invalidation on locks. With this optimization, each lock is associated with an incarnation number which is incremented when the lock is transferred. A processor records the current incarnation number of a lock on acquiring of the lock. When the processor acquires the lock again, it sends this incarnation number to the lock manager on the acquiring request. With this received incarnation number, the lock manager knows which write-notices have been sent to the acquiring processor on previous lock grants and excludes them from write-notices sent back to the acquiring processor at this time.
(3) Lazy Home Page Write Detection [3] The normal method of home page write detection is to write-protect home pages at the beginning of a synchronization interval so that writes to home pages can be detected through page faults. The lazy home page write detection delays home page write-protecting until the page is first fetched in the interval so that home pages that are not cached by remote processors do not need to be write-protected.
(4) "Write Vector Technique [3] The write vector optimization is motivated by the idea of fetching diffs only on a page fault in homeless protocols. It avoids fetching the whole page on a page fault through dividing a page into blocks and fetches only those blocks that are dirty with respect to the faulting processor on a page fault. A write vector table is maintained for each shared page at its home to record for each processor which block(s) has been modified since the processor fetched the page last time.
(5) Home Migration [3] The home migration optimization adaptively migrates home of a page to the processor most frequently writes to the page, therefore to reduce diff overhead at the end of an interval because write to home pages does not produces twin and diff in home-based protocol. In the home migration scheme, pages written b~ only one processor between two barriers are recognized by the barrier manager and their homes are migrated to the single writing processor. Migration information is piggybacked on barrier messages and no additional communication is required for the migration.
(6) SMP Optimization [1~ In the optimization, intra-node processes in an SMP (Symmetric MultiProcessor) node share their home pages through hardware coherent sharing so as to take the full advantage of the home effect of home-based software DSMs, i.e., the ability to dispense with page faults for references made by the home node of a given page. In contrast, cached remote pages of a process are not shared by its intra-node partners to avoid sharing violation among processors within the same SMP (e.g., when a process is writing a cached page, another process in the same node may cover the modifications due to a page fetch). Besides, JIAJIA also implements the shared memory communication among processes within the same SMP node to accelerate jntra-node communication.
Data Prefetching in JIAJIA

The Access History String
There are two coherence-related operations for cached pages: invalidation (INV) and getting a remote page (GETP) on a page fault 9 An INV represents a remote write that should be propagated to the local processor according to the cache coherence protocol, while a GETP represents a local reference to the page. Therefore, the access history of a cached page can be represented by a sequential string of INV and GETP, called the access history string. The access history string of a cached page reveals the sharing behavior of the page.
In the lock-based cache coherence protocol of JIAJIA, there is no contiguous GETPs in an access history string because once a remote page is fetched into the cache, the page is valid to the local processor before the arrival of next INV. However, INV operations may be contiguous in the access history string because in the lock-based cache coherence protocol of JIAJIA, coherence information (write-notices) are kept in and propagated through the lock or barrier 9 There is no directory for each page to record which processors hold a cached copy of the page. As a result, two or more INVs to the same page may be propagated to a processor if the page is modified multiple times by remote processors between two references by the local processor. Take the program segment in Fig.1 as an example. Suppose shared is a shared array that resides in a page, and private is a private variable. If we disregard the home effect (the home processor of a page can reference the page directly without INVs and GETPs) of the page, then in the first barrier, all processors except processor 0 receive an INV for shared (the copy of shared in processor 0 need not to be invalidated because processor 0 is the single writer of shared), while in the second barrier, all processors receive an INV for shared. As a result, the access history string of page shared for processor 0 is 
The Prefetching Algorithm
In general, a prefetching method decides to do prefetch by looking back on previous memory access events in the execution. One key point of a prefetching scheme is to prefetch data at the right time. A too conservative prefetching algorithm may limit the effect of prefetching, while a too radical one may waste communication. If a prefetch is issued too early, then the prefetched data may be invalidated before it is really used. In the above example, it is unwise for a processor other than processor 0 to prefetch shared array in the first barrier interval. In real applications, the access history string may be more complex than that in the last example. For example, the periodicity may appear in the access history string like this: Therefore the data prefetching algorithm should fully analyze the periodicity in an access history string.
The basic idea of our data prefetching algorithm is to check for the periodicity in the access history string when a cached page is invalidated on a lock or barrier. A prefetching tag is set if the periodicity check implies that GETP will be the next operation in the string. After the lock or barrier, prefetching messages are sent for all tagged cache pages. Multiple prefetches are merged into the same message if they are to the same home host. This prefetching method may reduce system overhead in two aspects. First, the long remote access latency can be overlapped with other operations because the prefetching processor can go ahead without waiting for prefetched pages sent back. Second, the number of remote access messages is reduced because multiple pages may be prefetched in the same message.
Suppose string[N] is the access history string of a cached page and pattern[N] is the access pattern found periodically occurring in string, and Repeat is the periodicity threshold for prefetching (i.e., ff an access pattern repeats for Repeat times in the access history string, then the access pattern is judged as periodical), the algorithm for deciding whether a prefetching tag should be set on an invalidation is as follows. 
Some Implementation Details
In the lock-based cache coherence protocol of JIAJIA, the coherence of cached pages is maintained through requiring the lock-releasing (or barrier-arriving) processor to send, to the lock (or barrier), the write-notices about modified pages in the associated synchronization interval, and the lock-acquiring (or barrier-leaving) processor to invalidate cached pages that are notified as obsolete by the associated write-notices in the lock (or barrier). An access to an invalidated page triggers a page fault and causes the page fetched from its home.
The data prefetching scheme makes the following modification to the basic protocol.
On an invalidation of a cached page, an INV is inserted into the head of the associated access history string and the above prefetching algorithm is called to set the prefetching tag.
After a lock or barrier, prefetching messages are sent for cached pages with the prefetching tag set. Multiple prefetches are merged into the same message if they are sent to the same home host. The processor proceeds after prefetching messages are sent out. On receiving a prefetching acknowledgement message, prefetched data are copied into the cache, but the cached page is still read-and write-protected so that useless prefetches can be detected. To ensure consistency, the processor waits for the arrival of all prefetched pages on next lock or barrier.
On a page fault, a GETP is inserted into the head of the associated access history string. If the data of the fault page has already been prefetched back, then the processor removes read or write protecting from the page and proceeds. If the prefetching of the fault page is still on progress, then the processor waits until the prefetched data return. It no prefetching HU Weiwu, ZHANG FtL, dn et al. Vol.16 is issued for the fault page, then a normat get-page request is sent to the home of the page and the processor waits until the get-page acknowledgement is received. It is possible that a cached page is replaced (to make room for another page) when a prefetch for that page is on progress. For this anomalous case, the prefetched data are discarded when the prefetch returns.
Performance Evaluation
The evaluation is done in sixteen nodes of the Dawning-2000 parallel machine developed by the National Center of Intelligent Computing Systems. Each node has a 300MHz PowerPC 604 processor and 256MB memory. These nodes are connected through a 100Mbps switched Ethernet.
The benchmarks include Water, Barnes, and Ocean from SPLASH2151, MG and 3DFFT from NAS Parallel Benchmarksf6], and SOR, ILINK, and TSP from TreadMarks Benchmark[ 71. Table 1 gives the characteristics and sequential run time of these benchmarks. Each benchmark is run under three configurations of JIAJIA: the normal JIAJIA without prefetching optimization (JIA), the prefetch-optimized JIAJIA with the periodicity threshold of 2 (JIAp2) (i.e., an access pattern is judged to be periodical if there are 2 such continuous patterns in the access history string), and the prefetch-optimized JIAJIA with the periodicity threshold of 3 (JIAp3). Table 2 gives some statistics of the parallel execution of JIA, JIAp2, and JIAp3. The number of messages, message amount, and the number of remote get-page requests are listed in Table 2 for each run of each benchmark. Besides, for JIAp2 and JIAp3, the number of prefetched pages and the number of prefetching messages are also presented. Table 3 gives the statistics in a relative way. The statistics of JIA is set to 1.00 in Table 3 . The "fetched pages" in the table represents the sum of prefetched pages and pages fetched in page faults. Fig.2 shows t h e p a r a l M e x e c u t i o n t i m e results of J I A , JIAp2 a n d JIAp3 for all b e n c hmarks. For each b e n c h m a r k , the parallel e x e c u t i o n t i m e of J I A rides on t h e t o p of the c o r r e s p o n d i n g bar, a n d the parallel e x e c u t i o n t i m e of JIAp2 a n d JIAp3 is r e p r e s e n t e d as perc e n t a g e s of t h e p a r a l l e l e x e c u t i o n t i m e of J I A . In Fig.2 , t h e e x e c u t i o n t i m e of e a c h p a r a l l e l r u n is b r o k e n d o w n into four parts: page fault ( $ I G S E G V service) time, s y n c h r o n i z a t i o n time, server ( S I G I O service) time, a n d c o m p u t a t i o n time. T h e first t h r e e p a r t s of t i m e are collected at r u n t i m e as t h e o v e r h e a d of e x e c u t i o n , a n d t h e last p a r t is c a l c u l a t e d as t h e difference of t h e t o t a l e x e c u t i o n t i m e a n d t h e t o t a l overhead. (16.8% and 14.3%), and minor performance increment in SOR (1.0% and 1.3%). In Water, JIAp2 has a negative performance increment (-2.3%) over JIA while JIAp3 achieves a positive performance increment (7.6%). In Barnes, both JIAp2 and JIAp3 deteriorate the performance (by -3.0% and -3.6%).
4.1
Reduction of Page Faults
and M e s s a g e s
As has b e e n s t a t e d , t h e p r e f e t c h i n g m e t h o d c a n overlap r e m o t e access l a t e n c y w i t h o t h e r o p e r a t i o n s b e c a u s e the p r e f e t c h i n g processor can go a h e a d w i t h o u t w a i t i n g for p r e f e t c h e d HU ~vVeiwu, ZHANG Fuxin et al.
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pages sent back, and can reduce the number of remote access messages because multiple pages may be prefetched in the same message. It can be seen from Table 2 and Table 3 that all the eight benchmarks have much less remote accesses and consequently message numbers in JIAp2 and JIAp3 than those in JIA. The relative numbers of messages are 0.62 in JIAp2 and 0.67 in JIAp3. The relative page faults are 0.21 in JIAp2 and 0.34 in JIAp3.
In Ocean, ILINK, MG, and 3DFFT, the parallel speedups are not high because the number of remote accesses and consequent message amount are large. Therefore there is a large room for performance improvement with the prefetching mechanism. It can be seen from Table 2 that JIAp2 and JIAp3 cause 50,000-130,000 less page faults and 60,000-160,000 less messages than JIA in these applications. As a result of the great reduction of page faults, the page fault time of these applications is significantly reduced, as can be observed in Fig.2 .
In SOR, though the reduction of page faults (from 12000 to 240 and 360) and message number (from 30060 to 18360 and 18478) is also considerable with JIAp2 and JIAp3, the performance improvement is not obvious because the parallel performance of SOR is already 'high in JIA (the 16-processor speedup is 14.39) and the room for performance improvement is not large. Besides, it can be seen from Fig.2 that it is the synchronization time not the page fault time that constitutes the major overhead of SOR.
In TSP, though the absolute reduction of page faults (from 6851 to 1608 and 2399) and messages (from 19266 to 11040 and 12593) is not large in JIAv2 and JIAp3, the performance improvement caused by prefetching is still significant. This is because in TSP, where lock is the mere synchronization method, lock waiting time dominates synchronization overhead because page faults dilate the critical sections. Therefore the reduction of page fault time in JIAp2 and JIAp3 of each processor shrinks the critical section and accumulatively reduces the lock waiting time.
In Water and Barnes, the reduction of page faults and message number is also obvious in JIAp2 and JIAp3. As a result, the page fault time are reduced accordingly~ As can be seen in Fig.2 , the reduction of SIGSEGV time contributes the main reason for the performance improvement in ~Vater with JIAp3.
Superfluous Prefetches
While prefetch can tolerate latency and reduce messages, it will nevertheless introduce some useless remote fetches. In Table 3 , the "Fetched pages" column and "Msg. amt." column show the numbers of remote accesses and the network traffic caused by JIAp2 and JIAp3 relative to JIA for each application.
It can be seen from Table 3 that the number of useless prefetched pages is not large. SOR and 3DFFT have no useless prefetched pages due to their regular access pattern. The largest relative remote access and traffic is around 1.31-1.33 for Water in JIAp~ and for Barnes in JIAp2 and JIAp3. The average relative remote accesses is 1.16 in JIAp2 and 1.08 in JIAp3. The average relative traffic is 1.13 in JIAp2 and 1.07 in JIAp3. These relative traffics are obviously less than that in [11] . The reason for the relative traffic to be less than the relative remote accesses in JIAp2 and JIAp3 is that the write vector technique of JIAJIA helps to reduce the message amounts. Table 3 also reveals that the useless remote accesses and consequent message amount of JIAp3 are less than those of JIAp2 because JIAp3 is more cautious than JIAp2 to do prefetching. However, Fig.2 shows that all applications except Water achieve better performance in JIAp2 than in JIAp3. This fact implies that the reduction of page faults and messages in JIAp2 dominates the effect of prefetching and the minor increase of remote accesses and traffic is tolerable.
In "Water, JIAp2 issues more than 30% useless remote accesses and traffic, while JIAB3 has ahnost no useless remote accesses. This fact indicates that Water also has regular access pattern, though the pattern is somewhat complex. Fig.2 shows that in Water, the additional synchronization time of JIAp2 offsets the reduction of page fault time, while the additional synchronization time is not as large as in J[Apa-This explains why JIA~,2 performs worse than JIA in Water, where JIApa performs better.
Prefetching Overhead
In our prefetching scheme, prefetching requests are issued on lock or barrier, which introduces extra overhead to synchronization operations. To ensure consistency, the processor waits for the arrival of all prefctched pages on next lock or barrier. Fig.2 shows that the synchronization time of JIAp2 and JIAva are larger than that of JIA for all applications except TSP. As has been stated, the synchronization time of TSP decreases because prefetch reduces lock waiting time. The reason for the reduction of server time in JIAp2 and JIAp3 is obvious: the prefetching schemes combine multiple remote accesses into one and hence reduces tim extra overhead of SIGIO. The reason for the increase of serw'.r time, however, is not so straightforward.
With some experiments, it is found that remote access conflict contributes the main reason for the increase of server time in JIAv2 and JIAva. It can be seen from Table 2 that the average prefetched pages per message (the ratio of "Pre-pages" and "Pre-msgs" in Table 2) is relatively large in Barnes, FFT, and MG. D)r example, in the JIAv2 execution of FFT, there are 36 barriers, 3585 prefetching messages and 54210 prefetched pages. Tha~ means that nearly 100 prefetching messages are issued by all processors on a barrier, and each prefetching message prefetches 15 pages on average. Prefetching 1500 pages per barrier makes each processor busy serving prefetching requests and as a result increases the conflict probability. Besides, conflict will also increase the synchronization time because prefetching messages are sent at synchronization points.
For an improvement to reduce prefetching conflict, we limit the number of prefetched pages on each prefetching message with a variable Plimit. At a synchronization point, no more than Plimit pages can be prefetched from the same processor. Besides, Plimit pages with the prefetching tag set are prefetched on each page fault. To exploit the spatial locality, the Plimit pages (with the prefetching tag set) whose addresses directly follow the fault page address are also prefetched on a page fault. Table 4 shows some time results of FFT with different Plimit. It can be seen from Table 4 that compared to the prefetching scheme which prefetches all tagged pages at a synchronization point, the new prefetching scheme has longer page fault time, but shorter synchronization and server time. In Barnes, the additional synchronization time and server time of JIAp2 and JIAp3 offset the reduction of page fault time and as a result increases the total execution time.
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Related Work
There is some previous work regarding data prefetching in software DSMs. A similar work to ours was proposed in [il i by Karlsson et aI. Their approach is also based on the previous access history in software DSMs and also issues prefetching messages after synchronization. However, their approach is based on homeless software DSM (TreadMarks) while ours is on home-based software DSM. Our prefetching algorithm is also different from theirs. Their algorithm decides prefetching according to remote and local accesses during last two intervals, while ours analyzes the periodicity from previous INV (invalidation) and G E T P (fetching a remote page) interleaving string.
A different dynamic prefetching approach was tried out by Bianchini et al. in [12] . Their approach differs from ours in being based on TreadMarks and having different prefetching algorithms. Only two out of the six applications benefited from the scheme in [12] .
There are also static software-controlled prefetching schemes with hand-inserted or compiler-inserted prefetching instructions. [13] presented some static prefetching schemes with hand-inserted prefetching instruction in shared-memory multiprocessors. Prefetching approaches that couple compiler and runtime system in software DSMs include those described in [14] , [15] , and [16] .
Besides, adaptive protocols (between write-invalidate and write-update), such as those proposed in [1] and [17] , also reduce page faults through preparing data in advance according to previous memory access events.
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C o n c l u s i o n a n d F u t u r e W o r k
The prefetching scheme proposed in this paper predicts prefetehes by analyzing the periodicity of the access history string about remote writes (indicated by the invalidation request INV) and local accesses (indicated by the getting page request GETP). Prefetching request is sent on a lock or barrier to prefetch pages used in the following synchronization interval. The periodicity analysis method can predict prefetches rather precisely. The average extra traffic caused by useless prefetch is only 7% in the evaluation when the periodicity threshold is 3, which is much less than that of other prefetching methods such as that introduced in [11] .
In the proposed prefetching scheme, the remote access latency can be overlapped with other operations and multiple pages may be prefetched in the same message. As a result, among eight benchmarks, the prefetching scheme achieves a performance increment of 15%-20% in three benchmarks and around 870-10% in another three.
The final goal of JIAJIA is to provide a high reliability, high performance, and high programmability cluster computing environment. Our recent work about JIAJIA include further improving the lock-based cache coherence protocol of JIAJIA, supporting JIAJIA with faster communication mechanism such as VI architecture, implementing fault tolerance such as checkpoint mechanism in JIAJIA, building a parallel debugging toot for JIAJIA, and porting more real applications on JIAJIA. Further information about JIAJIA is available at www. i c t . ac. c n / c h p c / .
